Variable Packet Size Buffered Crossbar (CICQ) Switches

Manolis Katevenis, Georgios Passas, Dimitrios Simos, Ioannis Papaefstathiou, and Nikos Chrysos

FORTH and U. Crete, Greece

<u>Outline</u>

• Background:

Buffered Crossbars are good

"Combined Input-Crosspoint Queueing (CICQ)"

• Foreground:

Variable-Packet-Size BufXbars are even better

- no SAR \rightarrow no speedup \rightarrow higher line rate
- no output queues \rightarrow lower cost
- <u>Contributions:</u>
 - performance evaluation more extensive & accurate
 - chip design \rightarrow verification, area, power

Background: Unbuffered Crossbar



• No output conflicts allowed: dependent scheduler decisions \rightarrow central scheduling, fixed-size cell operation





Independent decisions: distributed scheduling

 \rightarrow can operate directly on variable-size packets

Variable Packet Size (VPS) Buffered Crossbar



• With same-speed crossbar:

 \rightarrow *s* times faster line rate with VPS buffered crossbar (*s* = 2 to 3)

Contributions:

- Performance Evaluation:
 - Crosspoint buffer sizing
 - under Internet-style, uniformly-destined traffic
 - Hot-spots: no degradation to others -see paper
 - under Unbalanced traffic -see paper
- Full Chip Design:
 - Cut-through
 - Verification
 - Area & power, per function

Crosspoint Buffer Sizing

For full throughput under worst-case single active flow:
CrosspBufSize > MaxPacketSize + RTTwindow



Crosspoint Buffer > MaxPckSize + RTTwindow



crosspoint buffer size (Bytes)

No Speedup needed to approach Output Queuing



- Uniform destinations
- Internet-style synthetic workload; 40-1500 byte packet sizes
- Unbuffered crossbar w. SAR: one-iteration iSLIP, 64-byte segments

<u>A VPS Buffered Crossbar Chip Design</u>

- <u>32x32</u> ports, <u>300 Gbps</u> aggregate throughput
- <u>2 KBytes</u> / crosspoint buffer x 1024 crosspoints
- Variable-size packets (multiples of 4 Bytes)
- 32-bit datapaths
- <u>Cut-through</u> at the crosspoints
- Fully designed, in Verilog

- Core only, no pads & transceivers

- Fully verified: Verilog versus C++ performance simulator
- Crosspoint logic = 100 FF + 25 gates (simplicity!)

Chip Design: Synthesis, Placement & Routing

32x32 ports, 300 Gbps

- Synthesized: Synopsys
- Placed & routed: Cadence Encounter, 0.18 µm UMC
 - \rightarrow Clock frequency: <u>300 MHz</u> @ <u>0.18 µm</u>

(operates at maximum SRAM clock frequency)

 \rightarrow Core Power: <u>6 Watt</u> typical @ <u>0.18 µm</u>

 \rightarrow Core Area: 420 mm² @ 0.18 µm, or <u>200 mm²</u> @ <u>0.13 µm</u>

<u>Conclusion</u>:

- 0.18 µm: 24x24 ports (or ~ 10x10 ports w. Jumbo frames)
- 0.13 µm: 32x32 ports @ 10 Gbps/port
- 0.09 µm: higher port counts and line rates achievable

Chip Core Layout



Core Area, Power Allocation:



Conclusions

Buffered Crossbars are good

Variable-Packet-Size BufXbars are even better

- no SAR \rightarrow no speedup \rightarrow higher line rate
- no output queues \rightarrow lower cost



- Poisson arrivals, Pareto sizes (40-1500)
- For iSLIP, packet sizes are multiples of 64 B (\rightarrow no SAR overhead)